Generally, whenever a bus bridge sees a transaction on a single bus that should be forwarded to another, the initial transaction should wait around until eventually the forwarded transaction completes in advance of a result's All set. One particular noteworthy exception takes place in the case of memory writes. Below, https://nathanlabsadvisory.com/isaiec/